Ingenic Semiconductor
Corporate brand
UnclaimedA Chinese fabless semiconductor company developing embedded processors and system-on-chip solutions, including the XBurst family.
Last updated November 4, 2026
AI crawler reads
No AI crawler has read this profile yet.
Overview
Ingenic Semiconductor is a Beijing-based Chinese fabless semiconductor company founded in 2005. It develops embedded central-processing units, application processors, and system-on-chip products for devices that require compact, energy-efficient computing rather than the performance profile of desktop or server processors. Its work has centered on the XBurst family of processor microarchitectures and on integrating processor cores with other semiconductor intellectual-property blocks and device functions. The company does not operate as an integrated device manufacturer. Instead, it designs processor architectures and chips, licenses selected third-party semiconductor IP, commissions wafer fabrication from external semiconductor foundries, and sells completed integrated-circuit products and related solutions. This fabless structure allows Ingenic to focus its resources on processor design, SoC integration, software support, and application-specific product development while relying on manufacturing partners for fabrication. Ingenic’s early processor products were based on the MIPS32 instruction-set architecture. The company acquired licenses for MIPS architecture instruction sets in 2009 and subsequently designed its own CPU microarchitectures around that technology. Its XBurst design combined general-purpose RISC processing with signal-processing and video-processing capabilities through a Media Extension Unit, a 32-bit SIMD facility used by several JZ47xx-series processors. This combination helped the company target multimedia-oriented embedded products such as tablets, portable media players, digital photo frames, navigation devices, handheld game systems, and other low-power equipment. The JZ-series system-on-chip portfolio established Ingenic’s visibility among developers and device manufacturers. Different generations appeared in products ranging from the Skytone Alpha-400 and Ben NanoNote to Dingoo and Game Gadget handhelds, Android tablets, the Neo Geo X, the GCW Zero, and the Creator CI20 development board. These deployments reflected the company’s emphasis on inexpensive, compact processors with integrated multimedia capabilities and developer-oriented software ecosystems. Ingenic later extended its architecture roadmap beyond the original XBurst implementation. XBurst2 was discussed as a future design during the early 2010s, but its commercial introduction came later, with the X2000 announced in 2020. The XBurst2 implementation in that product used a dual-issue, dual-threaded design based on MIPS32 Release 5. The company has also been associated with later embedded-processing activity involving RISC-V, although the cited Wikipedia material primarily documents its MIPS-based products and XBurst generations. Ingenic became a publicly traded company on the Shenzhen Stock Exchange’s ChiNext market in 2011 under ticker 300223.SZ. Its business remains focused on embedded semiconductor design, including processors and SoCs for Internet-of-Things equipment, intelligent video applications, portable and wearable devices, and other embedded products. Publicly available reference material describes the company’s technology and product history more fully than its current management structure, detailed financial profile, or present product mix.
History
Ingenic Semiconductor was established in Beijing in 2005 as a fabless semiconductor designer. Its operating model separated chip design and intellectual-property development from physical wafer manufacturing: Ingenic designed processors and SoCs, licensed selected external IP, contracted semiconductor foundries to fabricate its circuits, and supplied chips for embedded-device applications. The company’s early technology direction was strongly associated with MIPS-based embedded processing. After obtaining MIPS architecture instruction-set licenses in 2009, Ingenic developed processor microarchitectures under the XBurst name. The first XBurst designs used MIPS32 Release 1, while later processors moved to MIPS32 Release 2. Rather than limiting the CPU to conventional scalar processing, XBurst incorporated a RISC, SIMD, and DSP-oriented approach. Its Media Extension Unit, or MXU, supplied a separate 32-bit SIMD register system intended to accelerate computation, signal processing, and video-related workloads. Most JZ47xx processors using the relevant XBurst implementation included MXU support, with the JZ4730 identified as an exception in the cited technical description. Ingenic packaged XBurst cores into the JZ series of system-on-chip products. These chips were used in a broad set of compact consumer and development products. The JZ4730 appeared in the Skytone Alpha-400 and related devices, while the JZ4720 was used by the Ben NanoNote open-hardware project. The Dingoo handheld game system used a JZ4732 described as effectively related to the JZ4740, and the Game Gadget used the JZ4750. Ingenic processors also appeared in tablets, portable media players, digital photo frames, GPS devices, and other low-power multimedia equipment. Later JZ4770-based products included several Ainol Novo 7 tablets, the 3Q Tablet PC Qoo! IC0707A/4A40, the Neo Geo X dedicated gaming handheld, and the open-source GCW Zero running OpenDingux. The JZ4780 was used in the MIPS-based Creator CI20 single-board computer associated with Imagination Technologies. The company’s next major microarchitecture was XBurst2. Development was expected during the early 2010s, but the technology was not commercially introduced in the cited product history until the X2000 in 2020. XBurst2 represented a substantial progression from the earlier design and was described as a dual-issue, dual-threaded CPU architecture based on MIPS32 Release 5. This transition demonstrated Ingenic’s effort to continue developing proprietary embedded CPU implementations rather than relying only on a static processor generation. Ingenic also used third-party semiconductor intellectual property in its SoC designs, including technology associated with Vivante Corporation. This approach enabled it to combine its own processor technology with graphics, multimedia, and other functional blocks needed by system manufacturers. The resulting products were aimed at integrated embedded applications where bill of materials, power consumption, form factor, and multimedia capability were important purchasing criteria. In 2011, Ingenic became publicly listed on the Shenzhen Stock Exchange’s ChiNext board. Its listed-company identity is associated with Beijing Junzheng and ticker 300223.SZ. The available reference material does not provide a complete account of its current leadership, financial results, ownership structure, or the precise boundaries of its present product portfolio. It does, however, establish a continuing business focus on embedded processors, SoCs, and related technologies for mobile, multimedia, IoT, intelligent-video, wearable, and development-platform applications.
- 2020
XBurst2 introduced in X2000
[1]The X2000 introduced XBurst2, a dual-issue, dual-threaded processor design based on MIPS32 Release 5.
- 2013
XBurst2 development target
[1]Contemporary descriptions expected the next XBurst generation to reach completion during the first half of 2014, although commercial introduction occurred later.
- 2011
MIPS32 mobile-device licensing announcement
[1]Ingenic announced licensing of MIPS32 architecture for mobile-device applications.
- 2011
ChiNext listing
[1]Ingenic was listed on the Shenzhen Stock Exchange’s ChiNext market under ticker 300223.SZ.
- 2009
MIPS architecture licensing
[1]The company acquired licenses for MIPS architecture instruction sets and used them as the foundation for its subsequent CPU microarchitecture work.
- 2005
Company founded
[1]Ingenic Semiconductor was established in Beijing as a fabless semiconductor company focused on embedded processor and SoC design.
Products and positioning
A cost-conscious provider of integrated embedded processors and SoCs for multimedia, IoT, intelligent-video, portable, and other low-power applications.
Embedded CPU microarchitecture
XBurst
XBurst is Ingenic’s principal early embedded CPU microarchitecture family. Early implementations were based on MIPS32 Release 1, with later versions using MIPS32 Release 2. The architecture combined RISC processing with DSP- and SIMD-oriented capabilities through the Media Extension Unit, a separate 32-bit SIMD register system. XBurst-based processors were integrated into JZ-series SoCs used in tablets, handheld game systems, portable media devices, navigation equipment, development boards, and other compact embedded products.
Embedded system-on-chip family
JZ47xx series
The JZ47xx family comprises Ingenic SoCs built around XBurst-based processors and associated system functions. Models cited in the reference material include the JZ4720, JZ4730, JZ4732, JZ4750, JZ4760, JZ4770, and JZ4780. They were adopted in low-cost tablets, open-hardware computers, portable media players, handheld gaming devices, GPS products, and single-board computers, demonstrating the family’s emphasis on integrated multimedia and low-power embedded computing.
Embedded CPU microarchitecture · 2020
XBurst2
XBurst2 is the successor to Ingenic’s earlier XBurst architecture. Its documented commercial implementation in the X2000 uses a dual-issue, dual-threaded design based on MIPS32 Release 5. The architecture was intended to provide a more capable embedded processing platform while retaining the compact, integrated approach associated with Ingenic’s earlier SoCs.
Embedded processor and system-on-chip · 2020
X2000
The X2000 is an Ingenic processor product that introduced the XBurst2 microarchitecture in 2020. It represents a later generation of the company’s embedded CPU and SoC development, moving beyond the original XBurst implementations while continuing to target compact systems and embedded applications.
Controversies
2026
Beijing Junzheng Shareholder Shanghai Shuangchuang Fined and Confiscated About 72.43 Million Yuan for Illegal Share Reduction; Executives Also Receive Regulatory Letters Over Sensitive-Period Trading
A CSRC administrative penalty decision showed that Beijing Junzheng shareholder Shanghai Shuangchuang Investment failed to disclose changes in its shareholding in accordance with law and illegally transferred Beijing Junzheng shares during the restricted transfer period. It was ordered to disgorge illegal gains of 36.4296 million yuan and fined 36 million yuan. In addition, Beijing Junzheng executives Zhang Jin, for trading company shares during a sensitive period, and Zhang Min, whose spouse traded during a sensitive period, each received regulatory letters from the Shenzhen Stock Exchange. Impact and handling: the penalty targets the shareholder and individual executives; Beijing Junzheng itself was not penalized. Progress: administrative penalty. Parties involved: Shanghai Shuangchuang Investment (Beijing Junzheng shareholder) and executives of Beijing Junzheng Integrated Circuit Co., Ltd. Scope: share trading by Beijing Junzheng's shareholder and executives; the listed company itself was not penalized.
Brand decisions
2020
Introduce XBurst2 in the X2000Generation changeBackground
The original XBurst family had been used across multiple low-power embedded and multimedia products, creating a need for a newer CPU generation.
Action taken
Ingenic introduced the X2000 with the XBurst2 microarchitecture, described as dual-issue and dual-threaded and based on MIPS32 Release 5.
Aftermath
The X2000 marked the documented commercial arrival of XBurst2 and represented a later stage in Ingenic’s proprietary embedded-CPU roadmap.
2011
Expand MIPS32 licensing for mobile applicationsStrategyBackground
Mobile devices required compact processors with integrated multimedia and power-efficiency characteristics.
Action taken
Ingenic announced licensing of MIPS32 architecture for mobile-device applications.
Aftermath
The licensing supported the company’s positioning in mobile and embedded processor markets, although the cited material does not quantify its commercial impact.
2009
Adopt licensed MIPS architecture as a processor-design foundationStrategyBackground
Ingenic needed an instruction-set foundation for its embedded CPU development and obtained licenses for MIPS architecture instruction sets.
Action taken
The company used licensed MIPS technology while developing its own CPU microarchitectures, including the XBurst family.
Aftermath
The decision shaped Ingenic’s early processor portfolio and enabled the JZ-series SoCs used in numerous multimedia and embedded products.
Recent events
- Unconfirmed
Reported
Ingenic launches HK$3.2 billion Hong Kong share offering[5]
Ingenic, a chip company controlled by Beijing Junzheng, launched a Hong Kong share offering of 31.29 million shares to raise as much as HK$3.22 billion, with proceeds mainly for chip research and development, product development and strategic investments.
- Unconfirmed
Reported
Beijing Junzheng asset restructuring receives approval[6]
Beijing Junzheng's proposed acquisition of 59.99% of Beijing Silicon's equity and 100% of Shanghai Chengyu's property interests received approval from the examination committee, according to the report.
Sources6 sources
- 1Ingenic Semiconductor - Wikipediaen.wikipedia.org
- 2Ingenic Semiconductor official websiteingenic.com
- 3Beijing Junzheng Shareholder Shanghai Shuangchuang Fined and Confiscated About 72.43 Million Yuan for Illegal Share Reduction; Executives Also Receive Regulatory Letters Over Sensitive-Period Tradingcsrc.gov.cn
- 4Beijing Junzheng Shareholder Shanghai Shuangchuang Fined and Confiscated About 72.43 Million Yuan for Illegal Share Reduction; Executives Also Receive Regulatory Letters Over Sensitive-Period Tradingmoney.finance.sina.com.cn
- 5君正旗下Ingenic启动32亿港元香港股份发行technode.com
- 6北京君正资产重组获通过finance.sina.com.cn
Cite this profile: Cite the canonical profile. /brand-wiki/ingenic-semiconductor · Editorial policy · How profiles are compiled