Skip to content

MCST is a Russian microprocessor and computing-systems developer responsible for the Elbrus processor architecture and related SPARC-based products.

Last updated August 31, 2026

AI crawler reads

2requests

1companies
  • Anthropic2
Profile
2
Controversies
0
JSON · MD
0
First read
Nov 4, 2026
Latest read
Nov 4, 2026

From this site's server log

Overview

MCST, an acronym derived from Moscow Center of SPARC Technologies, is a Russian microprocessor company established in 1992. Its work is rooted in the Soviet and Russian tradition of high-performance computing associated with the Lebedev Institute of Precision Mechanics and Computer Engineering. MCST is described as a direct descendant of that institute and also serves as the base organization for the Department of Informatics and Computer Engineering at the Moscow Institute of Physics and Technology. The company develops processors and complete computing platforms for personal computers, servers, specialized systems, and other forms of information infrastructure. Its principal technical focus is divided between two instruction-set families: SPARC and the proprietary Elbrus architecture. The Elbrus family uses a very long instruction word, or VLIW, design. In this approach, the compiler schedules multiple operations into instruction bundles, placing a substantial part of execution planning into software. MCST develops the Elbrus architecture and its associated universal processors with participation from the Institute of Electronic Control Machines, commonly abbreviated INEUM. MCST's modern product identity is centered on the Elbrus line. The family developed from earlier Soviet and Russian experimental computing projects, but the company's own products include Elbrus-based processors, workstations, servers, and multiprocessor systems. Its earlier Elbrus-90micro range used SPARC-compatible processors, while later products such as Elbrus-2S+, Elbrus-2SM, Elbrus-4S, Elbrus-8S, Elbrus-8SV, and Elbrus-16S progressively increased core counts and computing performance. The company has also produced systems based on Elbrus processors, including dual-processor and ccNUMA multiprocessor computers. MCST became increasingly significant within Russian efforts to maintain domestic processor and computing capabilities. Its products are positioned for applications where control over processor architecture, software compatibility, supply, and information infrastructure is strategically important. The company is not presented as a mass-market international consumer brand; its primary relevance is in Russian institutional, industrial, server, workstation, embedded, and specialized-computing environments. A nine-core Elbrus-2S3 processor reappeared on the Russian market in June 2024. The device combines two CPU cores with graphics, video, and other processing resources and is manufactured using a 16-nanometer process. In December 2024, PLC-Elbrus programmable logic controllers based on the Elbrus-2S3 were registered and added to the Russian Ministry of Digital Development's register of software and hardware complexes. That registration enabled their use at critical information infrastructure sites for automated process-control systems. These developments illustrate MCST's role in extending its processor technology beyond conventional computers into industrial automation and nationally significant infrastructure.

History

MCST was established in 1992 as the Moscow Center of SPARC Technologies. Its institutional lineage reaches back to the Lebedev Institute of Precision Mechanics and Computer Engineering, a major Soviet and Russian center for advanced computing research. The company's development work therefore belongs to a longer history of nationally designed computers and processors rather than beginning as a conventional commercial semiconductor start-up. MCST also became the base organization of the Department of Informatics and Computer Engineering at the Moscow Institute of Physics and Technology, linking its engineering activity with academic and research institutions. The technical background associated with MCST includes several generations of Elbrus computers. Elbrus-1, developed in the Soviet period under the direction of Vsevolod Burtsev, used a tagged architecture and ALGOL-oriented system concepts. Elbrus-2 followed as a multiprocessor system and is commonly characterized as the first Soviet supercomputer. Elbrus-3, developed under Boris Babayan, introduced a substantially different VLIW architecture. Although these systems predate MCST's 1992 formation, they supplied important architectural and institutional foundations for the later Elbrus processor program. During the late 1990s and 2000s, MCST developed products using both SPARC-compatible designs and the emerging Elbrus 2000 architecture. The Elbrus-90micro line, produced from 1998 through 2010, covered systems using MCST processors identified as R80, R150, R500, R500S, MCST-4R or MCST-R1000, and MCST-R2000. These systems operated across a broad range of clock frequencies and represented the company's continued engagement with SPARC-based computing. MCST's Elbrus-specific systems then developed through a sequence of increasingly capable processors and computers. The Elbrus-3M1, introduced in 2005, was a dual-processor computer using the Elbrus 2000 microprocessor. The Elbrus MB3S1/C, introduced in 2009, was a four-processor ccNUMA system based on the Elbrus-S processor. Processor generations that followed included the dual-core Elbrus-2S+ in 2011, the dual-core Elbrus-2SM in 2014, and the quad-core Elbrus-4S in the same period. The Elbrus-8S expanded the family to eight cores and was associated with 2014–2015 development and production activity. The company continued increasing the performance and scale of the family. The octa-core Elbrus-8SV appeared in 2018, followed by the 16-core Elbrus-16S in 2021. The latter was specified for substantially higher clock speed and floating-point performance than earlier products. MCST also planned sample production of a 32-core Elbrus-32S for 2025, subject to the progress of the product program and market demand. MCST's role became especially prominent as Russia sought greater control over processor technology and domestic information systems. Its products address more than personal computers: the portfolio includes servers, workstations, multiprocessor systems, and platforms for specialized or industrial use. In June 2024, the Elbrus-2S3 returned to the Russian market as a lower-core-count derivative of the 16-core Elbrus-16S. The chip integrates CPU and accelerator resources and uses a 16-nanometer process. In December 2024, PLC-Elbrus programmable logic controllers based on the Elbrus-2S3 passed state registration and were placed in the Russian Ministry of Digital Development's register of software and hardware complexes. This enabled their use at critical information infrastructure facilities, including automated process-control systems. The development demonstrated an expansion of the Elbrus ecosystem from general-purpose computing into industrial control and infrastructure applications. MCST remains principally associated with Russian processor design, domestic computing systems, and the continued development of the Elbrus architecture.

  • 2024

    Elbrus-2S3 returns to the Russian market

    [1]

    The nine-core Elbrus-2S3 resurfaces as a processor combining CPU and accelerator resources on a 16-nanometer process.

  • 2024

    PLC-Elbrus receives state registration

    [1]

    PLC-Elbrus controllers based on the Elbrus-2S3 are added to Russia's register of software and hardware complexes for potential critical-infrastructure use.

  • 2021

    Elbrus-16S announced

    [1]

    The 16-core Elbrus-16S becomes a leading announced generation in MCST's Elbrus 2000 family.

  • 2018

    Elbrus-8SV appears

    [1]

    The eight-core Elbrus-8SV extends the Elbrus line with higher clock speed and substantially increased floating-point capability.

  • 2014

    Elbrus-2SM and Elbrus-4S generations

    [1]

    MCST introduces the dual-core Elbrus-2SM and quad-core Elbrus-4S processor generations.

  • 2011

    Elbrus-2S+ released

    [1]

    The dual-core Elbrus-2S+ becomes part of the company's next generation of Elbrus 2000-based processors.

  • 2009

    Elbrus MB3S1/C introduced

    [1]

    MCST develops a four-processor ccNUMA computer based on the Elbrus-S processor.

  • 2005

    Elbrus-3M1 introduced

    [1]

    The dual-processor Elbrus-3M1 computer is developed around the Elbrus 2000 VLIW microprocessor.

  • 1998

    Elbrus-90micro line begins

    [1]

    MCST's SPARC-based Elbrus-90micro computer line begins, later covering several MCST processor generations.

  • 1992

    MCST is established

    [1]

    The Moscow Center of SPARC Technologies is established as a Russian processor and computing-technology organization.

Products and positioning

A Russian domestic-computing and processor-technology company focused on proprietary Elbrus VLIW designs, SPARC-compatible products, and computing systems for institutional, industrial, server, and critical-infrastructure applications.

  • SPARC-based computer line · 1998

    Elbrus-90micro

    A computer line developed from 1998 to 2010 around SPARC instruction-set processors. It included systems using the MCST R80, R150, R500, R500S, MCST-4R or MCST-R1000, and MCST-R2000 processors. The line represented MCST's SPARC-oriented product activity before and alongside the expansion of its proprietary Elbrus VLIW family.

  • Dual-processor computer · 2005

    Elbrus-3M1

    A two-processor computer introduced in 2005 and based on the Elbrus 2000 microprocessor. It continued the Elbrus architectural direction associated with VLIW execution and served as an intermediate system between earlier multiprocessor Elbrus computers and later processor platforms.

  • ccNUMA computer · 2009

    Elbrus MB3S1/C

    A four-processor computer introduced in 2009 and based on the Elbrus-S microprocessor. Its ccNUMA design was intended for multiprocessor computing, extending MCST's product scope beyond individual desktop or workstation processors.

  • Dual-core microprocessor · 2011

    Elbrus-2S+

    A dual-core Elbrus 2000-based microprocessor introduced in 2011. It operated at 500 MHz and was specified with a computational capacity of up to 16 gigaflops, forming part of the early modern generation of MCST's proprietary processor family.

  • Dual-core microprocessor · 2014

    Elbrus-2SM

    A dual-core Elbrus 2000 processor introduced in 2014. It operated at 300 MHz and was specified at approximately 9.6 gigaflops. The product represented a lower-frequency member of MCST's Elbrus processor portfolio.

  • Quad-core microprocessor · 2014

    Elbrus-4S

    A four-core Elbrus 2000-based microprocessor from 2014. With an operating frequency of 800 MHz and a stated capacity of 50 gigaflops, it marked a substantial increase in core count and performance over the preceding dual-core products.

  • Eight-core microprocessor · 2014

    Elbrus-8S

    An eight-core Elbrus 2000-based processor associated with 2014–2015. It operated at 1.3 GHz and was specified at up to 250 gigaflops. The chip extended the Elbrus family toward higher-throughput server and specialized-computing applications.

  • Eight-core microprocessor · 2018

    Elbrus-8SV

    An eight-core Elbrus 2000-based processor associated with 2018. It operated at 1.5 GHz and was specified at 576 gigaflops. The device continued MCST's strategy of scaling its proprietary architecture for more demanding computing workloads.

  • Sixteen-core microprocessor · 2021

    Elbrus-16S

    A 16-core Elbrus 2000-based processor associated with 2021. It operates at 2 GHz and is specified at 750 gigaflops in double precision and 1.5 teraflops in single precision. It serves as a high-core-count reference point for MCST's modern processor roadmap.

  • Thirty-two-core microprocessor · 2025

    Elbrus-32S

    A planned 32-core Elbrus 2000-based processor. Sample production was planned for 2025, with a target clock speed of 2.5 GHz and stated performance of approximately 1.5 teraflops. Its final production and commercial status are not established by the supplied material.

  • Hybrid processor · 2024

    Elbrus-2S3

    A nine-core processor that resurfaced on the Russian market in June 2024. Its resources are described as two CPU cores, one 3D graphics core, two 2D graphics cores, four video-processing cores, and a 16-nanometer manufacturing process. It also forms the processor basis for PLC-Elbrus industrial controllers.

  • Programmable logic controller · 2024

    PLC-Elbrus

    A programmable logic controller based on the Elbrus-2S3 processor and associated with Rostec Electronics. In December 2024 it passed state registration and entered Russia's register of software and hardware complexes, allowing use in critical information infrastructure and automated process-control systems.

Brand decisions

  • 2024

    Return the Elbrus-2S3 to the Russian marketProduct launch

    Background

    MCST's processor portfolio included higher-core-count Elbrus products, but the nine-core Elbrus-2S3 reappeared as a distinct market offering in June 2024.

    Action taken

    The Elbrus-2S3 was brought back to market as a processor integrating CPU, graphics, video, and other processing functions on a 16-nanometer process.

    Aftermath

    The processor became the basis for PLC-Elbrus programmable logic controllers, extending the platform into industrial automation and critical-infrastructure applications.

  • 2024

    Extend Elbrus into critical industrial controlStrategy

    Background

    Russian infrastructure operators require registered domestic hardware and software systems for certain critical information infrastructure applications.

    Action taken

    PLC-Elbrus controllers based on the Elbrus-2S3 passed state registration and entered the Ministry of Digital Development's register of software and hardware complexes.

    Aftermath

    The registration enabled deployment in critical information infrastructure and automated process-control systems.

Sources1 sources

Cite this profile: Cite the canonical profile. /brand-wiki/mcst · Editorial policy · How profiles are compiled